Clock Constraints
Create Clock
Create generated Clock
Clock Frequency, Waveform , Latency, Uncertainty
Boundary Timing Constraints
Input Delay, Input Transition , Driving Cell
Output Delay, Output Loading
Timing Exception Constraints
False path
Multi-cycle Path
Min/Max Delay
Case Analysis
Design Rules Constraints
Max_fanout, Max_transition, Max_capacitance
Clock Gating Check Constraint
Pre vs Post-Layout Clock Constraints
沒有留言:
張貼留言